

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEINFORMATION DISCLOSURE
STATEMENT BY APPLICANT
(Use several sheets if necessary)

ATTY. DOCKET NO.

Y0999-357 (8728-320)

SERIAL NO.

Unassigned

APPLICANT: Michael K. Gschwind

FILING DATE: January 27, 2000

GROUP

Art Unit

U.S. PATENT DOCUMENT

TM	5	8	3	2	2	0	5	11/3/98	Kelly et al.			
TM	5	8	3	8	9	4	1	11/17/98	Valentine et al.			
TM	5	8	7	2	9	9	0	2/16/99	Luick et al.			
TM	5	9	1	1	0	5	7	6/8/99	Shiell			

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

TM	1.	Austin, et al., "Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency", IEEE Proceedings of MICRO-28, Nov. 1995, pp. 82-92
TM	2.	Lamport, "How to Make a Multiprocessor Computer Than Correctly Executes Multiprocess Programs", IEEE Transaction on Computers, Vol. C-28, No. 9, September 1979
TM	3.	Adve, et al., "Shared Memory Consistency Models: A Tutorial", Tech. Rpt. 9512, Dept. Of Elect. And Computer Eng., Rice University, pp. 1-23, Sept. 1995
TM	4.	Postiff, et al., "The Limits of Instruction Level Parallelism in SPEC95 Applications", Int. Conf. On Architectural Support for Programming Languages and Operating Systems (ASPLOS -VIII), Workshop on Interaction Between Compilers and Computer Architecture, Oct. 1998
TM	5.	Franklin, et al., "ARB: A Hardware Mechanism for Dynamic Reordering of Memory References", IEEE Transactions on Computers, Vol. 45, No. 5, May 1996, pp. 552-571
TM	6.	Moshovos, et al., "Streamlining Inter-operation Memory Communication via Data Dependence Prediction", IEEE Proc. Of 30 th Annual Symposium on Microarchitecture Research, Triangle Park, N. Carolina, pp. 235-245, Dec. 1997
TM	7.	Tyson, et al., "Improving the Accuracy and Performance of Memory Communication Through Renaming", 1997 IEEE Proc. Of 30 th Annual Symposium on Microarchitecture Research, Triangle Park, N. Carolina, pp. 218-227, Dec. 1997
TM	8.	Mahlke, et al., "Sentinel Scheduling for VLIW and Superscaler Process", Int. Conf. On Architectural Support for Programming Languages and Operating Systems, (ASPLOS V), MA, USA, pp. 238-247, Oct. 1992
TM	9.	UNIX Systems for Modern Architectures, Addison Wesley, pp. 285-349, Sept. 1994

EXAMINER

DATE CONSIDERED

9/22/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.